Abstract-Grain boundaries degrade the performance of solar cells based on polycrystalline materials; yet, device models rarely accurately account for all their effects or their spatially localized nature. Here, we use 3-D technology computer-aided design (TCAD) simulations to determine the effect of grain boundaries on the performance of silicon solar cells. We find that grain boundarylimited performance of multicrystalline silicon can approach that of monocrystalline silicon in high-efficiency devices. We identify higher carrier injection as a design feature that improves defect tolerance by reducing grain boundary charging, shrinking the depletion region surrounding the grain boundary.
improvements are the most practical way to realize cost reduction targets [14] , [15] , it is imperative to quantify the impact of grain boundaries on device performance and determine performance limits in the presence of these defects.
State-of-the-art technology computer-aided design (TCAD) PV device simulators can accurately predict the performance of monocrystalline silicon [16] . They have also been used to improve general understanding of mc-Si [17] and to analyze mcSi solar cells in mass production [18] . However, the models for mc-Si used in these studies were solely based on effective bulk lifetimes and did not contain microscopic input variables, such as the defect density at grain boundaries. This approach does not give insight into the physical mechanisms driving performance reduction and, therefore, yields neither clear material targets (e.g., grain size and impurity content) for devices nor insight into design approaches that could be more defect-tolerant.
Physical models exist for grain boundary recombination activity [19] [20] [21] [22] and charging due to majority carrier occupation of deep and shallow energy levels [23] [24] [25] . We recently introduced a model, which we implemented in 3-D in TCAD Synopsys Sentaurus Device [26] , to simulate the electrical activity of grain boundaries in mc-Si solar cells using a single mid-gap defect state and Shockley-Read-Hall (SRH) statistics [27] . As described in detail in [27] , our model correctly captures the recombination rate and charging associated with grain boundaries by including a donor-and an acceptor-type defect and modifying their majority and minority-carrier capture cross sections. See [28] for details on the applied recombination statistics via dangling bonds in high-energy grain boundaries.
Earlier work demonstrated that a single-level model is valid with grain size larger than ∼1 μm and doping density greater than 5 × 10 15 cm -3 [29] , [30] . In our previous work, we simulated test structures, demonstrating the validity of our model down to a doping concentration of 5 × 10 14 cm -3 [27] , and we demonstrated how this model could be incorporated into solar cell simulations. In this paper, we compare results using our model with literature data on full solar cell devices, identify materials requirements (grain size, impurity decoration) for mcSi solar cells efficiencies approaching those of monocrystalline silicon in advanced solar cell architectures, and explore both the physical mechanisms of performance degradation due to grain boundaries and potential designs for defect-tolerant devices.
II. RESULTS AND DISCUSSION

A. Model Implementation and Comparison to Experiments From the Literature
First, we insert a grain boundary into a previously developed device model [31] to simulate industry-standard solar cells with a diffused front junction and full-coverage rear contact with an Experimental literature data [29] , shown as black dots, is compared with our TCAD simulations of grain boundaries with varying areal density of deep defects states (N G B ).
aluminum back-surface field (Al-BSF cell). In order to simulate columnar grains, we insert interfaces 2 nm from two edges of the simulated domain. This domain contains one-fourth of one grain boundary. The boundary conditions guarantee that this is numerically equivalent to simulating an array of grains through reflective symmetry. A schematic is shown in Fig. 1 . Throughout this paper, we refer to the linear distance between parallel grain boundaries as "grain size" because it is a standard parameter for describing the density of grain boundaries within a wafer, and our simulations are of square arrays of grain boundaries. However, we note that small-angle grain boundaries, which limit the performance of standard mc-Si, often terminate in the middle of a grain, and therefore, a more appropriate term in this case might be "grain boundary spacing" or "intergrain boundary distance."
The interfaces representing grain boundaries in our simulations are populated with defects as described above and in [27] . The local charge due to occupation of these defects (and not just the SRH recombination rate) is accounted for in the numerical solution to the Poisson equation, incorporating the charging of the grain boundary into the simulation results. The areal density of recombination centers at a grain boundary (N GB ) is related to the density of dangling bonds and the density of metal impurities segregated to the grain boundary. These parameters are, in turn, correlated with the physical structure of the grain boundary [32] ; therefore, grain boundary type and misorientation angle strongly influence the distribution of N GB in a wafer, with recombination activity ranging from undetectable to severe. In our choices of N GB for our simulations, we endeavor to represent this full range. Computational resources limit the grain sizes that we can simulate to less than 1 mm × 1 mm. These sizes are comparable with those near the bottom of high-performance mc-Si ingots [33] and those in kerfless wafers grown directly from molten silicon [11] , [34] . Since simulated performance varies relatively smoothly with grain size, performance of larger grains can extrapolated from our results.
In Fig. 2 , we show good agreement between our simulated device performance and experimental devices in the literature [29] as a function of grain size (x-axis) and N GB (data series). We attribute the spread in the experimental data to variation in device design and the concentration of impurities decorating the grain boundaries. Variation in impurity concentration arises from differences in growth and processing.
The line of best fit, N GB = 3.3 × 10 8 cm -2 , corresponds to a grain boundary surface recombination velocity for electrons (SRV e ) in the p-type bulk silicon wafer of approximately 2.2 × 10 5 cm/s and surface recombination velocity for holes (SRV h ) of about 480 cm/s, using the formulas [21] :
σ e and σ h are the electron and hole capture cross sections of the mid-gap defect (see [27] for details), and v the = 2 × 10 7 cm/s and v thh = 1.7 × 10 7 cm/s are the thermal velocities of electrons and holes, respectively.
B. Comparison of Advanced Homojunction (Passivated Emitter and Rear Cell) and Heterojunction
Having established a TCAD model for grain boundaries that is in reasonable agreement with experimental data, we insert a grain boundary into previously developed models for two advanced device architectures: 1) a passivated emitter and rear cell (PERC) with an identical junction and front metallization pattern to our Al-BSF cell but local rear contacts [31] , [35] and 2) a heterojunction device with a front-side gallium phosphide (GaP) emitter and identical rear side to the PERC device [35] . We use GaP for the emitter rather than amorphous Si to tune the interface (e.g., band alignment, interface recombination), parasitic absorption, and transport properties (e.g., mobility). Fig. 3 shows simulated device performance as a function of grain size (x-axis) and N GB (data series). SRV e and SRV h can be calculated from N GB using (1a) and (1b). However, SRV does not provide insight into the effects of grain boundary charging. Charging and injection-level effects are discussed below.
Simulated efficiencies exceed 20% for both device architectures for grains of about 1 mm with N GB less than 3.3 × 10 6 cm -2 (SRV e = 2.2 × 10 4 cm/s, SRV h = 5 cm/s). The efficiency versus grain size curve for PERC devices with N GB = 3.3 × 10 10 cm -2 (SRV e = 2.2 × 10 6 cm/s, SRV h = 4.8 × 10 4 cm/s) has a slope of 6% (absolute) per decade. Linear extrapolation suggests that centimeter-sized grains with this grain boundary defect concentration could achieve 20% efficiency. Recently, Trina Solar reported PERC efficiency of 21.25% for 6-in screen-printed solar cells on mc-Si wafers [36] . While grain size was not reported for these devices, reports on similar material give averages on the order of 1 cm [9] . Smaller grained materials with lower grain boundary defect concentrations may also be viable. Sio et al. showed median SRV e less than 2 × 10 4 cm/s for a representative set of grain boundaries in a commercial p-type mc-Si ingot in the as-grown and processed states. For many of these grain boundaries, SRV e was reduced below 100 cm/s by gettering and hydrogenation [37] . Other mc-Si (high-performance p-type, n-type) showed similar or lower SRV [38] . Hanwha Q-Cells have reported efficiencies on kerfless wafers grown directly from molten silicon of 19.1% [39] . Again, grain sizes were not reported, but similar material has grain sizes on the order of hundreds of micrometers [11] , [34] .
The simulated heterojunction device is more robust to grain boundaries with low-to-intermediate values of N GB than the homojunction device. To elucidate this difference, we analyze recombination at the maximum power point (MPP) in each region of the device (see Fig. 4 ): front contact, emitter, junction, bulk silicon wafer, and rear contact. Here, the emitter refers to the n-type region of the PERC device, including the front surface, and the GaP layer in the heterojunction device, including the GaP/Si interface and the GaP front surface. The junction refers to the space-charge region, and the bulk silicon wafer includes the quasi-neutral portion of the base, the back-surface field region, and the passivated part of the rear surface. The portion of the rear surface in direct contact with the metal of the rear contact is treated separately ("rear contact"). Both the heterojunction and homojunction devices are dominated by recombination at the grain boundary in the bulk silicon wafer. The heterojunction has significantly less bulk recombination than the PERC cell at moderate impurity concentrations but more at high impurity concentrations. We attribute the difference in the performance of the two devices to their optimized [35] base doping and their injection level rather than to effects of the junction itself, as might be expected from earlier work [40] . The doping concentrations and excess carrier densities at the MPP for both devices are shown in Table I . Higher injection in the heterojunction device is due to reduced recombination at the front surface, in the emitter, and at the front contact, as shown in Fig. 4(a) .
The lower injection level in the homojunction device leads to greater occupation of the mid-gap defects at the grain boundary by majority holes. With 100-μm grains and N GB = 3.3 × 10 6 cm -2 , the interface charge density at MPP is about 1000 times greater in the homojunction device (1-3 × 10 6 cm -2 versus 3-4 × 10 3 cm -2 , depending on the position within the devices). This charging creates a depletion region around the grain boundary that drives electrons to the grain boundary, enhancing recombination. The difference in the size of this depletion region for the PERC and heterojunction devices is shown for 100-μm grains with N GB = 3.3 × 10 6 cm -2 in Fig. 5(a) and (c). Higher N GB increases recombination, lowering the injection level and increasing the grain boundary charging in the heterojunction device to the level of the homojunction device. The depletion region surrounding these heavily decorated grain boundaries is larger in the heterojunction device than in the homojunction device due to its lighter doping [see Fig. 4 (b) and (d)]. Thus, at high values of N GB , the heterojunction performs worse than the homojunction. These effects of injection level and doping concentration show similar trends to earlier work on charged grain boundaries in silicon [23] , [24] , [41] , [42] , including those that draw contrary conclusions because they only consider devices in low-level injection (low-lifetime grains at relatively high doping concentrations) with very recombinationactive grain boundaries.
III. CONCLUSION
In summary, we demonstrate the utility of TCAD simulations that incorporate a model for the electrical activity of grain boundaries by simulating advanced solar cell architectures with mc-Si absorbers. Our results offer insight into materials requirements (grain size and grain boundary impurity decoration) for high-efficiency mc-Si solar cells. We find that high-efficiency solar cells using p-type mc-Si absorbers with high-lifetime (1 ms) millimeter-sized grains containing no intragranular defects and grain boundaries with areal densities of mid-gap defect states less than 3.3 × 10 6 cm -2 (SRV e = 2.2 × 10 4 cm/s, SRV h = 5 cm/s) can have grain boundary-limited efficiencies approaching those of monocrystalline Si. Material with larger grains should be able to achieve this performance with more grain boundary decoration. One can reasonably expect that integrated impurity management from crystal growth to cell fabrication will be required to achieve such low grain boundary defect concentrations.
We find that the primary physical mechanism that reduces the performance of both homojunction and heterojunction devices increases bulk recombination rather than junction effects (e.g., shunting). Higher injection architectures (e.g., light doping and low recombination) are more robust to moderately decorated grain boundaries due to reduced charging. As seen in previous work, lighter doping leads to worse performance at high defect concentrations. In order to be defect-tolerant, a device must maintain high efficiency in the presence of defects. Light doping increases the range of grain size and impurity decoration over which high efficiency is maintained; therefore, it improves defect tolerance. Since efficiency is already quite low in the range where lighter doping is detrimental, the relative performance in this range is irrelevant for the device design. The dominance of bulk recombination and benefits of higher injection suggest that even more defect-tolerant device architectures, such as very thin absorbers, may exist.
Our defect model could be extended to TCAD modeling of other structural defects in silicon (e.g., intragranular dislocations) and other semiconductors to provide similar insight into material requirements and strategies for defect tolerance. 
